RISC-V IRQs
This leverages aarch64's irqchip system to implement risc-v irq controller tree. Only legacy interrupts are supported right now, and then not completely (they are not shareable so e.g. multiple PCI devices cannot use same interrupt line).